UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser: Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Press Releases

Archives: Search / 2016 / 2015 / 2014 / 2013 / 2012

2011201020092008200720062005200420032002200120001969

Category: 

May 2, 2016
  • Photos (1)
Applications include 3D object recognition and machine vision enabled by Zynq SoCs and MPSoCs
Apr 19, 2016
  • Photos (1)
Now available in the Vivado Design Suite 2016.1, SmartConnect technology solves the system interconnect bottlenecks for high performance, multi-million system logic cell designs
Apr 18, 2016
  • Photos (1)
NGCodec Encoder IP, built with Vivado High Level Synthesis and Kintex UltraScale FPGAs, target the Data Center, Broadcast and Pro A/V markets
Apr 6, 2016
  • Photos (1)
SuperVessel will include Xilinx SDAccel Development Environment for FPGA acceleration with C, C++, and OpenCL
Mar 16, 2016
  • Photos (1)
Offerings include never-before-seen demonstrations of FlexE, Beyond 100G OTN solutions, 16nm UltraScale+ FPGA with integrated RS-FEC, and 56G PAM4 transceiver performance
Mar 16, 2016
  • Photos (1)
Enables network equipment providers to focus on end-product innovation and differentiation while reducing time-to-market and total cost of ownership
Mar 15, 2016
  • Photos (1)
Customers can now accelerate their designs using Xilinx's 25G, 50G and integrated 100G RS-FEC solutions
Mar 10, 2016
  • Photos (1)
Positioned for next generation high density 400G and terabit interfaces; Enabling the next wave of Ethernet deployment
 

Worldwide Media Contacts

Silvia E. Gianelli
Phone: 408-626-4328
Email: silvia.gianelli@xilinx.com

 

Image
image 2